



# Alviso Strapping Signals and Configuration

page 7

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = Reserved 001 = FSB533 010 = FSB800 011-111 = Reversed
CFG[3:4]	Reversed	
CFG5	DMI x2 Select	0 = DMI x2 1 = <b>DMI x4</b> (Default)
CFG6	DDR I / DDR II	0 = DDR II 1 = DDR I
CFG7	CPU Strap	0 = Prescott 1 = <b>Dothan</b> (Default)
CFG[8:11]	Reversed	
CFG[12:13]	XOR/ALL Z test straps	00 = Reserved 01 = XOR mode enabled 10 = All Z mode enabled 11 = <b>Normal Operation</b> (Default)
CFG[14:15]	Reversed	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = <b>Dynamic ODT Enabled</b> (Default)
CFG17	Reversed	
CFG18	CPU core VCC Select	0 = <b>1.05V</b> (Default) 1 = 1.5V
CFG19	CPU VTT Select	0 = <b>1.05V</b> (Default) 1 = 1.2V
CFG20	Reversed	
SDVOCTRL_DATA	SDVO Present	0 = <b>No SDVO device present</b> (Default) 1 = SDVO device present

NOTE: All strap signals are sampled with respect to the leading edge of the Alviso GMCH FWORK In signal.

# CY28411ZC Spread Spectrum Select

page 3

SS3	SS2	SS1	Spread Mode	Spread Amount%
0	0	0	Down	0.8
0	0	1	Down	1.25
0	1	0	Down	1.75
0	1	1	Down	2.5
1	0	0	Center	+/-0.3
1	0	1	Center	+/-0.5
1	1	0	Center	+/-0.8
1	1	1	Center	+/-1.25

# PCI Routing

	IDSEL	IRQ	REQ/GNT
7411	25	B.F.G	0
MiniPCI	21	E	1
LAN	23	E	2

# ICH6-M Integrated Pull-up and Pull-down Resistors

ICH6-M EDS 14308 0.8V1




ACZ_BIT_CLK, DPRSLP#, EE_DIN, EE_DOUT, GNT[5]#/GPO[17], GNT[6]#/GPO[16], LDRQ[1]/GPI[41], LAD[3:0]#/FB[3:0]#, LDRQ[0], PME#, PWRBTN#, TP[3]	ICH6 internal 20K pull-ups
LAN_RXD[2:0]	ICH6 internal 10K pull-ups
ACZ_RST#, ACZ_SDIN[2:0], ACZ_SYNC, ACZ_SDOUT, ACZ_BITCLK, DPRSLPVR, SPKR, EE_CS,	ICH6 internal 20K pull-downs
USB[7:0][P,N]	ICH6 internal 15K pull-downs
DD[7], SDDREQ	ICH6 internal 11.5K pull-downs
LAN_CLK	ICH6 internal 100K pull-downs

# ICH6-M IDE Integrated Series Termination Resistors



DD[15:0], DIOW#, DIOR#, DREQ, DDACK#, IORDY, DA[2:0], DCS1#, DCS3#, IDEIRQ	approximately 33 ohm
--	----------------------

BOM2(NV44+G)


<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>ITP</b>			
Size A3	Document Number <b>CANARY2</b>		Rev <b>SA</b>
Date: Thursday, January 13, 2005 Sheet 2 of 55			







PCLK\_PCM & PCLK\_SIO  
need equal length




CLK\_ICH14 & CLK14\_SIO  
need equal length



IN (3D3V_S0)	EN (6218_PG00D)	OUT (VTT_PWRGD#)
H	L	H
X	H	Hi - Z



EMI capacitor



BOM2(NV44+G)

緯創資通




**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

---


Title: **Clock Generator - IDT125**

Size A3	Document Number <b>CANARY2</b>	Rev <b>SA</b>
Date: Thursday, January 13, 2005	Sheet 3 of 55	










Place these and dummy 12K7R3F for 1D8V\_VCCA\_S0



Layout Note:  
VCCSENSE and VSSSENSE lines should be of equal length.

Layout Note:  
Provide a test point (with no stub) to connect a differential probe between VCCSENSE and VSSSENSE at the location where the two 54.9ohm resistors terminate the 55 ohm transmission line.



BOM2(NV44+G)

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: CPU (2 of 2)

Size A3 Document Number CANARY2 Rev SA


Date: Thursday, January 13, 2005 Sheet 5 of 55











When GM replace to PM

Route ASSATVBG gnd from GMCH to decoupling cap ground lead and then connect to the gnd plane


VCC 1D05\_S0 for low speed graphic clock. 1D5V\_S0 for high speed clock. default use 1D05V\_S0

Graphic Freq. /Memory Freq.	1D05V	1D5V
200MHZ/DDR333	YES	YES
200MHZ/DDR2-400/533	YES	YES
320MHZ/DDR2-400/533	NO	YES


Layout Notes: VSSA\_CRTDAC Route caps within 25mm1 of Alviso. Route FB within 3" of Alviso.


Route VSSA\_CRTDAC gnd from GMCH to decoupling cap ground lead and then connect to the gnd plane.

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.



Place these Hi-Freq decoupling caps near GMCH






緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDR Socket**

Size	Document Number	Rev
Custom	<b>CANARY2</b>	<b>SA</b>
Date: Thursday, January 13, 2005	Sheet 11 of 55	


# PARALLEL TERMINATION

Put decap near power(0.9V) and pull-up resistor




# Decoupling Capacitor


Put decap near power(0.9V) and pull-up resistor



Place these Caps near DM1



Place these Caps near DM2



BOM2(NV44+G)





緯創資通

**Wistron Corporation**



21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title			Rev
<b>DDR2 Termination Resistor</b>			SA
Size	Document Number	CANARY2	
A3			
Date:	Thursday, January 13, 2005	Sheet	12 of 55

# INVERTER INTERFACE




# LCD CONN



LVDS 9	R596	1	2	Do Not BMA	GMCH_TXACLK+ 7	LVDS 9	R122	1	2	OR2-0	NV44	NV_TXACLK+ 50
LVDS 10	R597	1	2	Do Not BMA	GMCH_TXACLK- 7	LVDS 10	R123	1	2	OR2-0	NV44	NV_TXACLK- 50
LVDS 11	R594	1	2	Do Not BMA	GMCH_TXAOUT2+ 7	LVDS 11	R120	1	2	OR2-0	NV44	NV_TXAOUT2+ 50
LVDS 12	R595	1	2	Do Not BMA	GMCH_TXAOUT2- 7	LVDS 12	R121	1	2	OR2-0	NV44	NV_TXAOUT2- 50
LVDS 14	R593	1	2	Do Not BMA	GMCH_TXAOUT1- 7	LVDS 14	R119	1	2	OR2-0	NV44	NV_TXAOUT1- 50
LVDS 13	R592	1	2	Do Not BMA	GMCH_TXAOUT1+ 7	LVDS 13	R118	1	2	OR2-0	NV44	NV_TXAOUT1+ 50
LVDS 16	R599	1	2	Do Not BMA	GMCH_TXAOUT0- 7	LVDS 16	R125	1	2	OR2-0	NV44	NV_TXAOUT0- 50
LVDS 15	R598	1	2	Do Not BMA	GMCH_TXAOUT0+ 7	LVDS 15	R124	1	2	OR2-0	NV44	NV_TXAOUT0+ 50

Place them as close to LCD as possible

Place them as close to LCD as possible



**BOM2(NV44-G)**

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **LCD/Inverter Connector**

Size: A3 | Document Number: **CANARY2** | Rev: **SA**


Date: Thursday, January 13, 2005 | Sheet 13 of 55

# CRT I/F & TV CONNECTOR



Ferrite bead impedance: 75ohm@100MHz



## DDC\_CLK & DATA level shift





## Hsync & Vsync level shift



BOM2(NV44+G)

<b>緯創資通</b>		<b>Wistron Corporation</b>	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
<b>CRT Connector</b>			
Size	Document Number		Rev
Custom	<b>CANARY2</b>		<b>SA</b>
Date:	Thursday, January 13, 2005	Sheet 14 of	55



Open R253 for Dothan A step  
Shunt for Dothan B step  
& all Yonah

Layout Note: R632 needs to be placed  
within 2" of ICH6, R634 must be placed  
within 2" of R632 w/o stub.

BOM2(NV44+G)

<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>ICH6-M (1 of 4)</b>	
Title	SA
Size A3	Rev
<b>CANARY2</b>	
Date: Thursday, January 13, 2005	Sheet 15 of 55





Layout Note:  
Place above caps within  
100 mils of ICH near F27, P27, AB27

Layout Note:  
Place near pin AA19

Layout Note:  
IDE decoupling

Layout Note:  
PCI decoupling

ALL NO\_STUFF Caps do  
not have layout  
requirements but if  
layout allows then place  
next to ICH6

\*Within a given well, 5VREF needs to be up before the  
corresponding 3.3V rail

Place within 100  
mils of ICH  
near pin AG5

Place within 100  
mils of ICH  
near pin AG9

Place within 100  
mils of ICH

Place within 100  
mils of ICH  
near E26, E27

Place within 100  
mils of ICH  
pin AB1

Place within 100  
mils of ICH  
pin AG10

Place within 100  
mils of ICH  
pin A13

Place within 100  
mils of ICH  
pin V7

Place both  
within 100 mils  
of ICH near D27


Layout Note:  
Place near ICH6

Place within 100  
mils of ICH

Layout Note:  
Place near AB3

Layout Note:  
Place near AG23

Place within 100  
mils of ICH  
pin A17





BOM2(NV44+G)

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title: **ICH6-M (3 of 4)**

Size A3	Document Number	Rev SA
Date: Thursday, January 13, 2005	<b>CANARY2</b>	Sheet 17 of 55







HW thermal shut down temperature setting 95 degree . Put Near CPU .



**HW Thermal Throttling**



**Dummy when G791 enhanced T8 function**



BOM2(NV44+G)


**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Thermal/Fan Controller**


Size: Document Number  
Custom: **CANARY2** Rev: **SA**

Date: Thursday, January 13, 2005 Sheet 19 of 55

# HDD Connector




# CD-ROM Connector




BAY Option Table			
Type	Device Description	BAYID	
		0	1
1	CD-ROM	0	0
2	DVD-ROM	0	0
3	CD-RW	0	0
4	DVD+RW	0	0
5	2nd-HDD	1	0
6	2ND BATTERY	1	1

CHECK PIDE/SIDE DIAG# PIN

## HOT SWAP CIRCUIT



## TRI-STATE SWITCH FOR CDROM HOT SWAP




BOM2(NV44+G)

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title: **HDD and CDROM**

Size: A3 Document Number: **CANARY2** Rev: **SA**


Date: Thursday, January 13, 2005 Sheet 20 of 55




## BLUETOOTH MODULE CONNECTOR



## MDC 1.5 CONNECTOR







## USB PORT






BOM2(NV44+G)

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title <b>USB &amp; MDC &amp; BTOOTH</b>		
Size A3	Document Number <b>CANARY2</b>	Rev <b>SA</b>
Date: Thursday, January 13, 2005	Sheet 21	of 55



R824 is used only at RTL8110S(B) application and only at 93C56 is used.



PIN NAME	8110SBL (Giga)	8100CL (10/100)	SIGNAL NAME
VDD33	3.3	3.3	3D3V_LAN_S5
AVDDH	3.3	N.C.	AVDDH
VDD18	1.2	2.5	DVDD
AVDDL	1.2	2.5	DVDD_A
V_12P	3.3	2.5	V_12P


BOM2(NV44+G)

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LAN RTL8110SBL**

Size A3 Document Number: **CANARY2** Rev: **SA**

Date: Thursday, January 13, 2005 Sheet 22 of 55




1. route on bottom as differential pairs.
2. Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3. No vias, No 90 degree bends.
4. pairs must be equal lengths.
5. 6mil trace width, 12mil separation.
6. 36mil between pairs and any other trace.
7. Must not cross ground moat, except RJ-45 moat.

**Green LED: Speed 100: ON / Speed 10: OFF**  
**Yellow LED: Link: ON, TX/RX:**  
**Flash(10Hz)**





**RJ11 signal must leave the other signal or power plane 100mil.**

**DOC\_TIP, DOC\_RING, TIP, RING:**  
 W/S : 10/100 @ Surface layers  
 10/20 @ Inner layers










BOM2(NV44+G)

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipai Hsien 221, Taiwan, R.O.C.


Title: **TI PCI7411 GHK (2 of 2)**

Size A3	Document Number	Rev SA
CANARY2		
Date: Thursday, January 13, 2005	Sheet 25	of 55


# PCMCIA Socket




# 1394 Connector



# SD/MMC/MS CONN.



# POWER SWITCH




BOM2(NV44+G)

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.





Title: **PCMCIA SLOT / 1394 CONN.**

Size A3	Document Number	Rev SA
Date: Thursday, January 13, 2005		Sheet 26 of 55


# ALC655 AC97 AUDIO CODEC



**EPSON FA-365 20PF 50PPM**



# AUDIO OP AMPLIFIER






BOM2(NV44+G)

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.


Title		<b>Audio AMP and Jack</b>	
Size	Document Number	<b>CANARY2</b>	
Date: Thursday, January 13, 2005	Sheet 28	of	55
		Rev	SA

16,22,24 PCI\_AD[31..0] <<<



BOM2(NV44+G)

<p>緯創資通 <b>Wistron Corporation</b>                  21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,                  Taipei Hsien 221, Taiwan, R.O.C.</p>		
<p>Title</p> <p style="text-align: center;"><b>MINI-PCI</b></p>		
Size A3	Document Number	Rev
	<b>CANARY2</b>	<b>SA</b>
Date: Thursday, January 13, 2005	Sheet 29	of 55



**BOM2(NV44+G)**


**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Heichih, Taipei Hsien 221, Taiwan, R.O.C.

**KBC H8**


File: \_\_\_\_\_  
Size: Custom Document Number: \_\_\_\_\_  
Date: Thursday, January 13, 2016 Sheet: 30 of 55




### TEBLET SWITCH




### COVER SWITCH




### TABLET FUNCTION BUTTON




### Internal Keyboard Connector




### EMI CAPS



### TouchPad Connector



### Board ID



Planar ID(2,1,0)  
 SA: 0, 0, 0  
 SB: 0, 0, 1  
 SC: 0, 1, 0  
 SD: 0, 1, 1  
 -1: 1, 0, 0  
 -2: 1, 0, 1


### Keyboard matrix

	US	Jap	Europe	US international
MATRIX1	HIGH	LOW	HIGH	HIGH
MATRIX2	HIGH	HIGH	LOW	HIGH


BOM2(NV44+G)

**緯創資通** Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.






Unused FGPI pins must not be float



15,30,31 LPC\_LAD[0:3] <<>>

### FLASH ROM

512K Bits X 8 = 4M Bits




SECOND SOURCE  
72.39040.H09

7,16,18,30,31,34,46	PLT_RST1#	R836	1	2	Do Not Stuff	GF_RST#
15,30,31	LPC_LFRAME#	R351	1	2	Do Not Stuff	GF LPC_LFRAME#
3	PCLK_FWH	R357	1	2	Do Not Stuff	GF PCLK_FWH
15	FWH_INIT#	R352	1	2	Do Not Stuff	GF FWH_INIT#
	LPC_LAD3	R353	1	2	Do Not Stuff	GF LPC_LAD3
	LPC_LAD2	R354	1	2	Do Not Stuff	GF LPC_LAD2
	LPC_LAD1	R355	1	2	Do Not Stuff	GF LPC_LAD1
	LPC_LAD0	R356	1	2	Do Not Stuff	GF LPC_LAD0


12/30

### TOP VIEW




### (BOTTOM VIEW)

### GOLDEN FINGER FOR DEBUG BOARD



Boot Device must have ID[3:0] = 0000  
Has internal pull-down resistors  
All may be left floated  
FPET7 Elec. P3-46






BOM2(NV44+G)

<b>緯創資通</b>		<b>Wistron Corporation</b>	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
<b>FWH and Debug</b>			
Title	Document Number		Rev
	<b>CANARY2</b>		<b>SA</b>
Date: Thursday, January 13, 2005	Sheet	33	of 55




# PRINT PORT




BOM2(NV44+G)

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>EASY PORT4 (2/2)</b>			
Size	Document Number	Rev	
A3	CANARY2	SA	
Date:	Thursday, January 13, 2005	Sheet	35 of 55


I2C ADDRESS: 0x98H








**Run Power**



**Suspend Power**






BOM2(NV44+G)

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **Power Diagram**

Size: A3 Document Number: **CANARY2** Rev: SA

Date: Thursday, January 13, 2005 Sheet: 37 of 55




PWRGD for NB and SB





POWER BUTTON

POWERSWITCH



BOM2(NV44+G)

 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
<b>POWER ON CIRCUIT</b>		
Size A3	Document Number	Rev
	<b>CANARY2</b>	<b>SA</b>
Date: Thursday, January 13, 2005		Sheet 38 of 55



02,45,50 OPUCORE\_ON  
 16 PM\_DPRSLPVR  
 3,16 PM\_STPCPU#  
 5 H\_VID0  
 5 H\_VID1  
 5 H\_VID2  
 5 H\_VID3  
 5 H\_VID4  
 5 H\_VIDS  
 PH 10K P.45

IMVP IV  
 Load Line Slope :3mR  
 25A\*3mV/A=>75mV  
 Idroop = 75mV / 6.04K = 12.4uA

$$12.4\mu A / 0.87 / 0.5 = 28.54\mu A$$

$$R_{ds(on)} * I_o = I_{sen} * R_{sen}$$


$$(5m/2) * 25A = 28.54\mu A * R_{sen}$$

$$R_{33} = 2.18K \sim 2.15K$$


# TI TPS5130 for 5V, 3.3V, 1.5V and 2.5V(LDO)

(3D3V=>CH1 , 5V=>CH2 , 2D5V =>CH3)


For 1.5V  
SETTING=1.519V




For 3V  
SETTING=3.3V




For 5V  
SETTING=5.008V









OCP\_3.3V




OCP\_5V



OCP\_1.5V



**LDO SETTING**  
For 2.5V  
SETTING=2.516V



	Condition	Voltage
PWM_SEL	H : Auto PWM/SKIP	2.2V(Min)~
	* L : PWM fixed (300KHz)	~0.3V(Max)

BOM2(NV44+G)

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **TI TPS5130 --- 5V/3.3V/2.5V,1.5(LDO)**

Size: A3 Document Number: **CANARY2** Rev: **SA**






Date: Thursday, January 13, 2005 Sheet 40 of 55



# TI TPS5130 for 5V, 3.3V, 1.5V and 2.5V(LDO)

(3D3V=>CH1 , 5V=>CH2 , 2D5V =>CH3)

## Aux Power



**\*Layout\***  
**15 mil**  
 SB: ST220U6D3VDM-6  
 NEC, NT\$: 8.58  
 ESR=55mohm  
 Iripple=1.65A  
 7.3/4.3/2.8

SB: ST220U6D3VDM-6  
 NEC, NT\$: 8.58  
 ESR=55mohm  
 Iripple=1.65A  
 7.3/4.3/2.8


SB: ST220U4VDM-6  
 SANYO, NT\$: 8.\*  
 ESR=25mohm  
 Iripple=2.4A  
 7.3/4.3/1.8

BOM2(NV44+G)

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **TI TPS5130 --- 5V/3.3V/1.5V,2.5(LDO)**

Size: A3	Document Number: CANARY2	Rev: SA
Date: Friday, January 14, 2005	Sheet: 41	of: 55




BOM2(NV44+G)

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **1D8V / 1D05V**

Size: A3 Document Number: **CANARY2** Rev: **SA**

Date: Friday, January 14, 2005 Sheet 42 of 55



AC\_IN Threshold 2.089V Max.  
 AC\_IN > 2.089V --> AC DETECT

SET Vout MAX VCELL= 4.1998V/CELL  
 VBAT=CELL\*VCELL==>VCELL=VBAT/CELL  
 =VREF+(VVCTL-1.8) / 9.52 = 4.1998V

When V(CTRL)<0.8V or DCIN<7V  
 -->Charge Disable

V( MODE ) >= 2.8V = 4 Cell  
 V( MODE ) = 1.8V = 3 Cell

ISOURCE\_MAX = (0.075/R711)\*(VCLS/VREF)  
 = 3.125A  
 So, Constant Power = 19 \* 3.125 = 59.4W  
 SET CHG OFF  
 Pre-CHG\_I = 305mA  
 BATA\_CHG\_I = (0.075/R722)\*(VICTL/3.6)  
 = 3.0A  
 BATB\_CHG\_I = (0.075/R722)\*(VICTL/3.6)  
 = 2.46A

BOM2(NV44+G)


**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **CHARGER-Max8725**


Size A3 Document Number: **CANARY2** Rev: **SA**

Date: Thursday, January 13, 2005 Sheet 43 of 55


### ADAPTER IN CIRCUIT



30 AD\_OFF >>> connect to SIO




### MAIN BATTERY CONNECTOR




30 BATA\_SCL  
30 BATA\_SDA  
30 BATA\_IN#

### 2ND BATTERY CONNECTOR



30 BATB\_SCL  
30 BATB\_SDA  
30 BATB\_IN#

### BATTERY SWITCH



Adaptor IN Detection

BOM2(NV44+G)


**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **AD&BTY CONNECTER & BTY SWITCH**

Size: A3 Document Number: **CANARY2** Rev: SA

Date: Monday, January 17, 2005 Sheet 44 of 55






**BOM2(NV44+G)**

**Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.

Title: **NV44M-PCIE**

Size: Document Number  
 Custom: **CANARY2**




Date: Thursday, January 13, 2005 Sheet 46 of 55





**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai WJ Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

**NV44M-Memory Interface**

Size	Document Number	Rev	
Custom	<b>CANARY2</b>	<b>SA</b>	
Date:	Thursday, January 13, 2006	Sheet	47 of 55




### Decoupling for MEMORY




Must be placed as close as possible to minimize the stub length!!

BOM2(NV44+G)

 <b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
<b>Title</b> <b>NV44M-Memory Interface</b>		
<b>Size</b> A3	<b>Document Number</b> <b>CANARY2</b>	<b>Rev</b> <b>SA</b>
<b>Date:</b> Thursday, January 13, 2005		<b>Sheet</b> 48 <b>of</b> 55





BOM2(NV44+G)





**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **NV44M-CRT, TVOUT**

Size A3 | Document Number: **CANARY2** | Rev: **SA**

Date: Thursday, January 13, 2005 | Sheet 49 of 55






BOM2(NV44+G)

**緯創資通 Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title			NV44M-VBios ROM & DVO I/F		
Size	Document Number	Rev		SA	
A3	CANARY2				
Date:	Thursday, January 13, 2005	Sheet	51	of	55








BOM2(NV44+G)


**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.


Title			<b>DVI Transmitter-CH7307C</b>		
Size	Document Number		Rev		
A3	CANARY2		SA		
Date:	Thursday, January 13, 2005	Sheet	53	of	55



BOM2(NV44+G)


<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>SPRING, BOSS &amp; UNUSED TTL</b>	
Title	SA
Size A3	Rev
<b>CANARY2</b>	
Date: Thursday, January 13, 2005	Sheet 54 of 55

# BYPASS CAP



# CROSS PLANE CAP

BOM2(NV44+G)

 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
<b>EMI SOLUTION</b>		
Size A3	Document Number <b>CANARY2</b>	Rev <b>SA</b>
Date: Thursday, January 13, 2005		Sheet 55 of 55